We report a transistor of randomly networked single-walled carbon nanotubes on a glass substrate. The carbon nanotube networks acting as the active components of the thin film transistor were selectively formed on the transistor channel areas that were previously patterned with catalysts to avoid the etching process for isolating nanotubes. The nanotube density was more than 50 μm −2 , which is much larger than the percolation threshold. Transistors were successfully fabricated with a conducting and transparent ZnO for the back-side gate and the top-side gate. This allows the transparent electronics or suggests thin film applications of nanotubes for future opto-electronics.
Carbon nanotubes (CNTs) have attracted much interest due to their unique physical properties and potential for diverse electronic device applications.
The high room temperature mobility of semiconducting nanotubes has caused special attention to be given to field-effect transistors for microelectronic applications [1] . However, the fraction of metallic tube and the precise position control of the individual nanotubes still require much work to apply carbon nanotubes to active devices. Recently, thin film transistors based on two-dimensional networks of carbon nanotubes were proposed to overcome or reduce such technical barriers [2] . The performance of this new transistor scheme was also evaluated using the computational model of heterogeneous percolating networks [3] .
Nanotube thin film transistors (TFTs) can easily be adapted for display technology, for example, TFTs in a liquid crystal display (LCD) or an organic light emitting diode (OLED). To obtain a flexible choice of transparent substrates by overcoming the high growth temperature of single-walled carbon nanotubes (SWNTs), a spray method was introduced for a plastic substrate with a suspension of nanotubes [4] . However, chemical vapor deposition (CVD) is the most compatible growth method for the current fabrication 3 Author to whom any correspondence should be addressed. processes for such applications, since nanotubes can be directly and selectively grown on substrates wherein catalysts are pre-patterned with iron, cobalt or nickel [5] . The low strain temperature (∼660
• C) of the best display glass is a crucial barrier to the direct growth of nanotubes on glass, since CVD of SWNTs generally requires a higher growth temperature than 700
• C [6] . Although several groups have tried nanotube growth on glass by thermal or plasma-enhanced CVD (PECVD), the grown nanotubes were multiwalled or they used highly expensive quartz glass to maintain the temperature for growth of SWNTs [6] [7] [8] [9] [10] [11] .
Recently, we demonstrated that SWNTs can be grown at 450
• C on SiO 2 /Si substrates by remote plasma CVD with a weak plasma power (15 W) of argon [12] . Furthermore, the quality of the grown SWNTs could be dramatically improved by using a water plasma instead of an argon plasma [13] . These facilities allow us to report TFTs with direct growth of SWNTs on a glass substrate.
We used a Corning 1737 glass for the substrate, as shown in figure 1(a) , commercialized for flat panel displays, which has a higher strain point of 660
• C. A 50 nm thick conducting and transparent ZnO that was deposited by atomic layer deposition (ALD) was used as a back-side gate with a resistivity on the order of 10 −3 cm. A 100 nm thick Al 2 O 3 layer was also followed by ALD to make a gate dielectric before the catalyst layer formation. The bilayer showed about 20% loss of transmittance over the entire visible region. The SWNT network was randomly formed on a desired area between the source and the drain, as shown in the inset of figure 1(a), with a direct photolithographic technique using a simple mixture of ferrocene and conventional photoresist [14] . This technique allows random distribution of catalytic nanoparticles with diameters of 3-10 nm as well as density control of catalytic nanoparticles by adjusting the ferrocene concentration in the photoresist. The actual temperature of the glass substrate is lower than setting values with temperature calibration for Si substrates. In comparison with growth behaviors of SWNTs on SiO 2 /glass in this work and on SiO 2 /Si in previous reports, the growth temperature for the maximum G-band intensity and low I D /I G ratio was up-shifted by 100
• C, to 550
• C, on glass with a temperature calibration for Si substrates [15] . We believe that the shift is originated from the less efficient lamp-heating on glass than on silicon due to the higher transmittance of glass over white light. Figure 1 (b) shows grown nanotubes with 0.03 mol of ferrocene concentration in the photoresist. The grown nanotubes form a continuous SWNT film or 'SWNT mat', whose density is more than 50 μm −2 with ∼1 μm of nanotube length. Raman spectra from 633 nm laser excitation in figure 1(c) reveal that the nanotubes were single-walled, as characterized by the strong G-band (tangential stretch mode) and the presence of the sharp radial breathing mode (RBM). The RBM peaks were observed over all scans from five different positions for each specimen. Since weak and broad peaks of D-band are related to disordered graphite and amorphous carbons which were generally accompanied by nanotubes during CVD, the intensity ratio of the D-band relative to the G-band (I D /I G ) can be used to evaluate the quality of the grown nanotubes [16] . The I D /I G ratio (0.07) of the specimen is a fairly low value considering that the I D /I G ratio of pristine HiPCo nanotubes is 0.04-0.06 [17] . The diameter (d t , nm) of SWNTs can be calculated from the frequency (ω RBM , cm for SWNTs [18] . In the RBM peaks from the nanotubes, several peaks appear in a wide range of 150-400 cm −1 with the main peaks at 187.7, 246.8, 258.3, and 277.7 cm −1 . The corresponding diameters of the main peaks are 1.27, 0.95, 0.91, and 0.84 nm. Figure 2 shows the transistor characteristics for the SWNT-TFT with 10 μm of channel length and 50 μm of width, where the transistors were formed to be a bottom-gated structure, with formation of the electrodes for the source and the drain with Ti(10 nm)/Au(100 nm) by a standard lift-off method. A schematic of the transistor is shown as an inset in figure 2 .
The other inset indicates Log(I ds ) with V ds = 2 V. It exhibits an on-off ratio of ∼10 4 with a subthreshold slope S ∼ 10 V/decade. The entire voltage-current characteristics are similar to those from a single channel of nanotube transistors. Ambipolar behavior from the gating of the Schottky barriers at the nanotube/Ti contacts is converted to a p-type semiconducting behavior which is attributed to suppressing the electron current with adsorption of oxygen molecules on nanotube surfaces in the ambient air [19] .
The on-off switching in the transistor characteristic is attributed to heterogeneous percolating networks of metallic and semiconducting nanotubes. Snow et al showed that a random network of nanotubes is electrically conductive above the percolation threshold of 0.3 μm −2 for nanotube density with a length of 1-3 μm, since the SWNTs will intersect with one another and form a continuous conductive path with metallic nanotubes [2] . Kumar et al evaluated the on-off current ratio using a computational model with a factor of the metallic fraction, [3] . Their work indicated that the on/off ratio drops rapidly as the nanotube density increases with f M = 0.33, whose value is taken from the random chirality distribution of SWNTs. For example, the on-off ratio is as small as 10 for 3.0 μm −2 of nanotube density. However, even though the density of the nanotube mat is much higher than the percolation threshold, the SWNT-TFT shows typical p-type semiconducting characteristics with an on-off ratio of ∼10 4 , as shown in figure 2 . In fact, the nanotube mat contains single SWNTs and SWNT bundles, as shown in figure 1(b) where the image of SWNT bundles is overwhelmed because of their size. The absence of a metallic path in networks with single SWNTs above the percolation threshold can be found to explain the smaller metallic fraction ( f M ) by a higher portion of semiconducting nanotubes over metallic tubes, even though a 2:1 ratio is expected for random chirality distribution. Li et al reported that 90% of the nanotubes grown by a remote PECVD are semiconducting due to a thermodynamic factor, while HiPco and laser ablation nanotubes consist of 61 and 30% semiconductors, respectively [20, 21] . Although the basic mechanism is still ambiguous, it is understood that the PECVD seems to be an effective method for preferential growth of semiconducting SWNTs. Moreover, Delaney et al figured out a pseudogap opening by a broken symmetry in SWNT bundles composed of close-packed single metallic nanotubes [22] . This implies that the existence of nanotube bundles may not result in a metallic path below the threshold voltage (V th ) in the nanotube network transistor.
The subthreshold slope, [3] . The N IT of the nanotube transistor fabricated with the nanotube mat is about 20 times larger at a fixed φ s , where N IT ∝ C IT , than that of the network transistor whose nanotube density is 1 μm −2 . Our study shows that a large density of nanotubes in the SWNT mat intrinsically results in a poor subthreshold characteristic or low effective hole mobility with an increase of N IT . TFT application with the nanotube mat needs to remove the trapped charges for better transistor performance. It is required to seek a method to isolate molecules from nanotubes which can be charge trapping sources. However, this technique needs much quantitative work to figure out the charge trap effect for all possible molecules with no influence for the charge transfer. For examples, moisture is a well-known charge trap source but an oxygen molecule acts as a charge transfer source that is responsible for the p-type semiconducting behavior of nanotubes [23, 24] .
The top-gate structure shown in figure 3 is one of the useful methods to reduce the subthreshold slope by removing figure 1(a) . The mean value of the on-off ratio is 10 3.6 and the solid line is a guide extracted from the Gaussian distribution. TFTs having a lower on-off ratio are because of a low on-current, not high off-current. This indicates that the fail mode of TFTs is a fabrication error, such as misalignment or high contact resistance between nanotubes and electrodes.
the defects as the trap centers partially which are induced during the plasma CVD. For the TFT fabrication, 50 nm thick, Al 2 O 3 was formed for the gate dielectric by ALD on the grown nanotubes, and then a 50 nm thick conducting and transparent ZnO was deposited to make a gate of the thin film transistors. It shows a performance increase only with oxidation for the gate dielectric. The subthreshold slope reduces to 0.9 V/decade, which is attributed to the reduction of trapped hole charges. Hysteresis is about 2 V. Consistence in I -V characteristics of each SWNT-TFT is checked to measure the on/off ratio for all 40 individual TFTs whose channel lengths are 2 μm from the array shown in figure 1(a) . Figure 4 shows that the mean value of the on-off ratio is 10 3.6 , with a guide line extracted from the Gaussian distribution. We note that mobility of the SWNT-TFT is significantly smaller than that of a single SWNT-FET. The low mobility is attributed to the plasma generated trapping sources. The hole trap effect is reflected in a large hysteresis and subthreshold slope with large interface capacitance. We actually showed improved data with the top-gate structure (see figure 3) , where the trapping sources are cured by additional oxidation process for the gate oxide. The subthreshold slope decreased to 2 V/decade from 10 V/decade, and the field effect mobility increased by more than one order of magnitude, from ∼0.01 cm 2 V −1 s −1 . We believe that more improvement on mobility is possible with an optimized oxidation process. Note that, in fact, our recent SCNT-TFT on a Si substrate exhibited ∼10 cm 2 V −1 s −1 , which is a 1000 times larger value (data are not shown). This lower mobility is also responsible for the complex configuration of nanotube networks that have large number of nanotube-nanotube junctions and loops in the channel area of a transistor which we do not fully understand yet.
In summary, we have grown highly purified SWNTs on glass by a water assisted remote plasma CVD below the strain point (660
• C) of the glass. The density of the SWNT mat is much higher than the percolation threshold (below 1 μm −2 ). The thin film transistor formed with the SWNT mat was fabricated with 100 nm thick Al 2 O 3 for the gate oxide and 50 nm thick conducting and transparent ZnO for the back-side gate, and with 50 nm thick Al 2 O 3 for the gate oxide and 50 nm thick conducting and transparent ZnO for the top-side gate. It shows current-voltage characteristics with an on-off ratio of ∼10 4 . It is understood that PECVD seems to be an effective method for a preferential growth of semiconducting SWNTs. This achievement suggests that nanotube active devices may be fitted to thin film applications for the future opto-electronics of flat panel displays and flexible displays.
